Tags:
create new tag
, view all tags

VELO U1 DAQ Integration

Operation

 

Resources

 

Data Formats, Mappings

 

 

Discussion

 

 

Lab tests/issues (non sw/fw)

 

Infrastructure

 

Computer Location MiniDAQ Function WinCC Proj.
lhcb-asus01.cern.ch CERN 168/R-G16 MD2 Liverpool Development, module and cooling tests, assembly Velo_V6
velomd01.cern.ch CERN 168/R-B17 MD1 CERN lbonccpc18 GBTx testing Velo_MiniDAQ1
veloecs.cern.ch CERN 14/3-006 none General Purpose -

MiniDAQs

Computer MD Version MD ID* FPGA Location Name

SOL40

Master OK

Notes
lbminidaq3-02.cern.ch MD3 / pcie40v2-pre "p40_fv21pr009" 00-54-01-80-00-A4-FB-0D CERN 168/R-G16 vetell01 N  
  MD3 / pcie40v2-pre "p40_fv21pr019" 00-54-01-80-21-0D-FE-10 CERN 168/R-G16 vesol01 Y  
lbminidaq2-09.cern.ch MD3 / pcie40v2-pre "p40_fv21pr016" 00-54-00-02-28-92-02-09 CERN 168/R-G16 velab01 N  
lbminidaq.ph.liv.ac.uk MD2 / pcie40v1 N/A 00-54-00-02-18-AB-FD-0A Liverpool      
minidaq3.inv.usc.es MD3 / pcie40v2-pre "p40_fv21pr008" 00-54-01-84-10-C3-FD-04 Santiago   Y  
lbminidaq2-14.hep.manchester.ac.uk MD2 / pcie40v1 N/A 00-54-00-02-18-EE-02-09 Manchester     **belongs to Santiago
?? MD2 / pcie40v1 N/A 00-54-00-02-28-92-01-09  Marseille     **sent from Manchester for repair
mdaqpc.nikhef.nl MD2 / pcie40v1 N/A 00-54-00-02-18-EE-01-03 NIKHEF      
               
velomd01.cern.ch  MD1 / 40MHz MAC 00:e0:4b:3b:b3:78   CERN 20/R-016      

*found with pcie40_id -e

 

Topic revision: r37 - 2021-08-05 - KarolHENNESSY
 

TWIKI.NET
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2022 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback